Talk:DDR6 SDRAM - Wikiwand

	This article was reviewed by member(s) of WikiProject Articles for creation. The project works to allow users to contribute quality articles and media files to the encyclopedia and track their progress as they are developed. To participate, please visit the project page for more information.Articles for creationWikipedia:WikiProject Articles for creationTemplate:WikiProject Articles for creationAfC
	This article was accepted from this draft on 15 October 2025 by reviewer Commandant Quacks-a-lot (talk · contribs).

Technology

This article is within the scope of WikiProject Technology, a collaborative effort to improve the coverage of technology on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.TechnologyWikipedia:WikiProject TechnologyTemplate:WikiProject TechnologyTechnology

WP:CRYSTAL

isnt this WP:CRYSTAL? Tomafahe (talk) 12:48, 27 October 2025 (UTC)

bump Tomafahe (talk) 17:06, 11 November 2025 (UTC)

Does't seem so to me. We know the big 3 memory manufacturers are presently aiming to deliver in 2027. We know it will try to make improvements on DDR5. There isn't very much established fact, but this isn't about a hypothetical "DDR9" which might show up in 15 years.

I'm surprised at the decision to aim for 4 memory channels. All current desktop processors feature at least 6 cores. By the time DDR6 shows 8 is likely to be the minimum and 8 channels would mean each chip handles a single channel. The news is making big deals about LPCAMM, suggesting they're expecting the DIMM form-factor to disappear, but this isn't confirmed by anyone yet. ~2025-38515-81 (talk) 01:03, 5 December 2025 (UTC)

i believe you then Tomafahe (talk) 09:27, 6 December 2025 (UTC)

2x24-bit memory channels

Multiple sources are reporting DDR6 will have two 24-bit wide memory channels. What seems to be suggested is they're planning for a single LPCAMM2 module to substitute for a pair of DIMMs. This seems likely since every processor wants pairs of DIMMs to provide sufficient memory bandwidth. I should note for this change DIMMs should be considered a pair of 36-bit memory channels. In particular I think the plan is 3 cycles of a 24-bit bus allows for 72-bits, and ECC is being included with the 24 bits. ~2026-18612-37 (talk) 18:47, 25 March 2026 (UTC)

Interaction with memory shortage

There is already a 2024-present global memory supply shortage article. Depending on whose estimate for availability of DDR6 you believe there could be an interaction. Otherwise DDR6 may show up as the shortage ends and availability could be interesting. ~2026-18612-37 (talk) 18:50, 25 March 2026 (UTC)

Related Articles