MCST-R500S

From Wikipedia, the free encyclopedia

Launched2007; 18 years ago (2007)
Designed byMoscow Center of SPARC Technologies (MCST)
Common manufacturer
Max. CPU clock rate500 MHz
MCST R500S
General information
Launched2007; 18 years ago (2007)
Designed byMoscow Center of SPARC Technologies (MCST)
Common manufacturer
Performance
Max. CPU clock rate500 MHz
Architecture and classification
Instruction setSPARC V8
Physical specifications
Cores
  • 2

The MCST R500S (Russian: МЦСТ R500S) is a 32-bit system-on-a-chip, developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.

References

Related Articles

Wikiwand AI